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Abstract
In order to fulfill the ever increasing processing con-
straints in the wireless communication domain without sac-
rificing flexibility, the techniques to design today’s and to-
morrow’s System-on-Chips (SoCs) need to be carefully cho-
sen. After analyzing the requirements of the 3rd generation
wireless systems, this article reviews why Application Spe-
cific Instruction set Processors (ASIPs) offer a good com-
promise between flexibility and performance for most sys-
tem components. A design methodology for optimally tai-
loring such customized processors to the wireless applica-
tion domain is presented.
1. Algorithmic Complexity
Wireless applications have experienced an immense
growth in algorithmic complexity, in particular, to provide
higher data rates and more system capacity. Processing in
today’s UMTS receivers is significantly more complex than
in a GSM receiver.
These processing steps differ significantly with respect
to the processing power they require. It is however not
just the number of samples per second which determines
the required amount of processing. Rather, the number of
samples per second must be multiplied with the number of
operations to be performed per sample to obtain the right
measure. As shown in Fig. 5, the processing requirements
for the various UMTS processing steps are in the range be-
tween 1 MOPS (Million Operations Per Second) and 1000
MOPS.
Ideally, in order to support the variety of today’s stan-
dards as well as to stay flexible for future wireless algo-
rithms, one would want to implement every component
in the processing chain in software, running on standard
processors. Unfortunately, the required processing power
384 kbps UMTS receiver,digital BB complexity
P
rogram
m
able
S
olution
A
S
ICA
S
IP
10
3
10
4
10
5
sampling rate [1/s]
O
P
s
p
e
r
s
a
m
p
le
AGC
AFC
RRC pulse MF
Interpolation/decimation
Correlators
Max. ratio combining
Timing tracking Channel estimation
SIR estimation Path searcher
MUSIC delay acq.
Turbo decoder
1 MOPS 10 MOPS 100 MOPS 1000 MOPS
O
P
s
p
e
r
s
a
m
p
le
Figure 1. UMTS Receiver Complexity
would require high gate count and prohibitive power con-
sumption when using general purpose (digital signal) pro-
cessors.
Higher performance and better energy efficiency can
only be obtained by customizing the hardware to the algo-
rithm or at least the algorithm domain. One possibility is
designing hardware specifically for a certain task. Such an
Application Specific Integrated Circuit (ASIC) can be ap-
plied for tasks requiring more than 1000 MOPS, but once
implemented in silicon, no flexibility is left to support addi-
tional or alternative algorithms.
Most of the UMTS baseband processing steps require a
processing power of around 100 MOPS. This is an optimal
range for execution on an Application Specific Instruction
set Processor (ASIP), which is programmable, thus still of-
fers the flexibility needed in today’s fast-moving time, but
more efficient because it is optimized for the processing
task.
The next section introduces in more detail the techniques
which can be applied to implement these different system
components.
2. SoC Implementation Techniques
The ultimate goal is to optimally implement such com-
plex wireless algorithms in a system on a single chip
(System-on-Chip, SoC), leaving a maximum of flexibility
for executing additional or modified wireless standards, yet
being power and area efficient. For every component out-
lined in Fig. 5, an implementation technique exists which
best fulfills the respective constraints.
Source: T.Noll, RWTH Aachen
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Figure 2. The Energy-Flexibility Gap
System modules which require lower processing power
but should be kept flexible, are best implemented in soft-
ware (Fig. 2, by [1]). Typically, this software runs on an
embedded general purpose processor or microcontroller as
provided, e.g., by ARM [2]. The first step in providing more
processing power is moving to a domain specific proces-
sor. Digital signal processors (DSPs), like the Texas Instru-
ments DSPs [3], have an architecture optimized for signal
processing tasks and offer additional instructions for oper-
ations typically occurring in the signal processing domain,
e.g. Multiply-Accumulate (MAC).
In contrast, system modules with very high processing
requirements are usually fully implemented as hardware
blocks. The highest performance is obtained by physically
optimized ICs, but their design is a very tedious and error
prone task, significantly increasing the development time.
Even more, there is no flexibility left at all. A change in the
specification may require a complete re-design of the entire
system module.
The first step in providing more flexibility are Applica-
tion Specific ICs (ASICs) which are automatically synthe-
sized from a more abstract hardware model written using a
textual HDL (Hardware Description Language) like VHDL
and Verilog. By modifying this HDL model, changes can
be put onto silicon much faster, but still, once the silicon
is produced, subsequent modifications are not possible any
more. Some flexibility can be obtained using configurable
elements. Such a design style increases the verification ef-
fort and only offers limited flexibility.
Thus, both ’hardware’ techniques do not offer sufficient
opportunity of extending or just modifying the functionality
of an existing chip. In order to solve this flexibility prob-
lem, field programmable devices like FPGAs (Field Pro-
grammable Gate Array) are offered by companies like Xil-
inx [4]. Since the functionality can be reconfigured any-
time, this technique is much more flexible, but at the cost
of performance. In order to obtain one reconfigurable gate,
roughly ten real gates are necessary on the silicon, which
leads to one order of magnitude worse values in chip area.
In addition, the reconfigurable routing decreases the pro-
cessing throughput due to its large delays.
As can be seen in Fig. 2, there is a relatively large gap
left between the area covered by the software designer and
that covered by the hardware designer. This is the field of
the Application Specific Instruction set Processors (ASIPs).
Since they can be optimally tailored for the considered wire-
less applications, they offer higher throughput compared to
more general processors. On the other hand, since they
are programmable rather than only configurable, they pro-
vide higher flexibility to the system designer than hardware
solutions. Of course, designing and programming ASIPs
requires a totally new design methodology, combining ex-
pertise in software as well as processor design. Recently,
powerful tools have been developed, which enable the sys-
tem designer to succeed doing this challenging task. The
following section presents the LISA processor design envi-
ronment [5], which has been developed at our Institute in
Aachen and is now commercially available by CoWare.
3. LISA Processor Design Platform
The LISA processor design platform (LPDP) is an envi-
ronment that allows the automatic generation of software
development tools for architecture exploration, hardware
implementation, software development tools for applica-
tion design, and hardware-software co-simulation interfaces
from one sole specification of the target architecture in the
LISA language. Fig. 3 shows the components of the LPDP
environment.
3.1. Hardware Designer Platform - for Exploration
and Processor Generation
As indicated before, architecture design requires the de-
signer to work in two fields (see Fig. 4): on one hand the de-
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Figure 3. LISA based Processor Design
velopment of the software part including compiler, assem-
bler, linker, and simulator and on the other hand the devel-
opment of the target architecture itself. The software sim-
ulator produces profiling data and thus support optimiza-
tion of the instruction set, the performance of an algorithm
and the required size of memories and registers. The re-
quired silicon area or power consumption can only be deter-
mined in conjunction with a synthesizable HDL model. To
accommodate these requirements, the LISA hardware de-
signer platform can generate the following tools:
• LISA language debugger for debugging the
instruction-set with a graphical debugger frontend;
• Exploration C-compiler for the non-critical parts of the
application;
• Exploration assembler which translates text-based in-
structions into object code for the respective pro-
grammable architecture;
• Exploration linker which is controlled by a dedicated
linker command file;
• Instruction-set architecture (ISA) simulator providing
extensive profiling capabilities, such as instruction ex-
ecution statistics and resource utilization.
Besides the ability to generate a set of software develop-
ment tools, synthesizable HDL code (both VHDL and Ver-
ilog) can be generated automatically from the LISA proces-
sor description [6]. This comprieses both, the control path
as well as the data path. It is obvious that deriving both
software tools and hardware implementation model from
one single specification of the architecture in the LISA lan-
guage has significant advantages: only one model needs to
be maintained, changes on the architecture are applied au-
tomatically to the software tools and the implementation
model, and the consistency problem among the software
tools and between software tools and implementation model
is avoided.
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Figure 4. LISA Architecture Exploration Flow
3.2. Software Designer Platform - for Software Ap-
plication Design
To cope with the requirements of functionality and speed
in the software design phase, the tools generated for this
purpose are an enhanced version of the tools generated
during the architecture exploration phase. The generated
simulation tools are enhanced in speed by using the com-
piled simulation principle - where applicable - and are faster
than the interpretive simulators often provided by archi-
tecture vendors by one to two orders of magnitude. The
Just-In-Time Cache-Compiled (JIT-CC) Simulation princi-
ple [7] automatically uses already compiled simulation ta-
bles where possible and only switches back to interpretive
simulation when necessary.
Besides the architecture specific assembler and linker, a
fully featured C-Compiler can be generated automatically
as well [8].
3.3. System Integrator Platform - for System Inte-
gration and Verification
Once the processor software simulator is available, it
must be integrated and verified in the context of the whole
system (SoC), which can include a mixture of different pro-
cessors, memories, and interconnect components. In or-
der to support the system integration and verification, the
LPDP system integrator platform provides a well-defined
application programmer interface (API) to interconnect the
instruction-set simulator generated from the LISA specifi-
cation with other simulators. The API allows to control the
simulator by stepping, running, and setting breakpoints in
the application code and by providing access to the proces-
sor resources [9]. Automatically generated wrappers allow
integrating the fast LISA processor simulators into the fi-
nal system context for a variety of SoC system simulation
environments and multiple abstraction levels [10].
4 Example: an ASIP for DVB-T
DVB (digital video broadcasting) is an international
standard for digital television. Terrestrial DVB (DVB-T)
uses conventional terrestrial TV radio frequencies to dis-
tribute the digital video and audio signals. DVB-T enables
mobile TV reception with high quality and can also be used
for distribution of data broadcasts e. g. for low-cost mobile
internet applications. The goal was the implementation of a
flexible and power efficient digital receiver chip for DVB-T.
The ICORE architecture [11] is initially based on
a mainly conventional DSP instruction set of a typical
load/store Harvard-DSP architecture. This instruction set
includes instructions for arithmetic and logical operations,
data moves, and program flow control. This basic archi-
tecture has been implemented using the LISA design en-
vironment in order to tailor the architecture to the applica-
tion. Certainly, the first ASIP specification in general as
well as the the first ICORE realization are not optimal solu-
tions with respect to execution time and power consumption
and may violate given constraints.
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Figure 5. ICORE Application Profiling
When profiling the first version of the architecture and
application, one measure is the execution count for the im-
plemented algorithm. The execution count per assembly ad-
dress is given in figure 5. The profiling clearly indicates the
CORDIC subroutine as hot-spot of the application.
Power efficiency was one of the primary goals in the
ICORE project. Generally speaking the following power
optimization steps are applicable:
• high instruction coding density / application specific
instruction encoding
• data-path optimization using application specific in-
structions and functional units
• local/global clock gating
• blocking logic to suppress wasteful logic and wire ac-
tivity
• sleep-/doze modes of the processor
• software optimization
During the development of the ICORE architecture, it
turned out, that application specific instruction set optimiza-
tions are most effective for the overall reduction in power
consumption. According to figure 6 and to [12] the overall
power consumption can be reduced by concurrently execut-
ing arithmetic operations. The energy consumed by the use-
ful arithmetic operations is referred to as intrinsic energy.
Obviously, this kind of energy consumption is independent
from the operation schedule. The energy required to con-
trol the arithmetic operations, such as to load instructions,
to decode instructions and to steer the control path is called
overhead energy. This kind of energy is certainly strongly
dependent on the instruction schedule.
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The concept of concurrent execution of heterogenous
data-independent arithmetic operations evolved from an al-
ready known technique to increase throughput, the SIMD
(Single Instruction Multiple Data) architectures, which per-
form the same arithmetic operations on multiple data val-
ues. This concept is especially applicable to matrices and
vector calculations and therefore e.g. strongly used in In-
tel’s Pentium MMX extension. The instruction set opti-
mization targeted in ASIP design breaks with the neces-
sity to perform the same arithmetic operations on multiple
data, but executes arbitrary arithmetic operations on multi-
ple data, so called fused instructions.
As already indicated before, the CORDIC subroutine has
been identified as hot-spot in the ICORE application. The
arithmetic instructions, which perform the CORDIC angle
calculation hasve been reduced from five to only two in-
structions. Therefore, this optimization strongly reduces
the energy consumption due to the reduced instruction-fetch
and -decoding. Certainly, the arithmetic calculation remains
unchanged, only the scheduling of arithmetic operations
changed.
The overall power consumption was reduced by a fac-
tor of six, as shown in figure 7. This figure also clearly
indicates, that a much higher reduction is achieved by the
instruction set optimization compared to traditional VLSI
optimization techniques. In the ICORE project instruction
set optimization has been performed manually, while cur-
rent research activities focus on an automatic C-code anal-
ysis and instruction set generation.
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Figure 7. Overall Energy Reduction
The final ICORE is a typical 32 bit load-store Harvard
processor architecture with single instruction issue rate.
The core currently implements about 60 DSP instructions.
These instructions are subdivided into 18 arithmetic instruc-
tions, 14 instructions for program flow control including
zero overhead loop instructions. The remaining instructions
are used for memory and interface I/O operations, bit ma-
nipulations and logical operations etc. Furthermore, highly
optimized instructions support a fast CORDIC angle calcu-
lation, which have been derived from the optimization pro-
cess described above.
5. Reconfigurable ASIPs
The computational building blocks in SoC design have
been already elaborated in section 2. However, a new ar-
chitecture type is recently evolving, combining the ben-
efits of ASIPs and FPGAs, namely reconfigurable ASIPs
(rASIPs). The flexibility of ASIPs is guaranteed, as differ-
ent programs can be executed on the same hardware. Un-
fortunately, this flexibility mainly concerns the control flow,
in fact the schedule of (arithmetic-)operations. Therefore,
the data-path is fixed and does not provide any flexibility.
Unfortunately, today’s development in wireless communi-
cations does not only require flexibility in the domain of
control-flow, but also in data-flow. FPGAs provide a high
efficiency in realizing regular data-path structures. There-
fore, the evolution of combining ASIPs with reconfigurable
portions is quite natural.
The solutions currently existing in this field (Tab. 1)
all are based on a fixed programmable architecture loosely
or tightly coupled with a reconfigurable block, often called
embedded FPGA (eFPGA). The eFPGA portion of the ar-
chitectures represents the data-path of the architecture. Of-
ten this re-configurable data-path extends the also existing
regular data-path. These solutions definitely provide flexi-
bility in the domain of control-flow (via software) as well
as data-path (via eFPGA). Unfortunately, these solutions
do not use application specific optimizations, as the pro-
grammable architectures are often only domain specific or
- even worse - general purpose solutions. In particular, the
FPGA is based on very fine grained building blocks which
leads to low throughput and low energy efficiency. Cur-
rently, there is no tool flow or methodology available which
combines ASIPs and eFPGAs.
Bringing the advantages of ASIPs and re-configurable
solutions together leads to SoC building blocks combining
flexibility and performance in an unprecedented way in SoC
design. The possibilities of developing new architectures
are hughe. Three possibilities are shown in figure 8, demon-
strating several eFPGA integration possibilities. Currently,
there is no tool flow or methodology available which simul-
taneously covers the aspect of ASIP design and tightly cou-
pled reconfigurable building blocks. Our future work will
focus on developing an unified reconfigurable ASIP devel-
opment methodology.
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